Abstract-Over the past few years, RF power amplifiers are taking advantage of the switched dc-dc converters to use them in several architectures that may improve the efficiency of the amplifier, keeping a good linearity. The use of linearization techniques such as envelope elimination and restoration and envelope tracking requires a very fast dc-dc power converter to provide variable voltage supply to the power amplifier, but theoretically, the efficiency can be much higher than using the classical amplifiers belonging to classes A, B, or AB. The purpose of this paper is to analyze the state of the art of the power converters used as envelope amplifiers in this application where a fast output voltage variation is required. The power topologies are explored and several important parameters such as efficiency, bandwidth, and output voltage range are discussed. Some of these topologies are compared in terms of efficiency for a particular set of specifications.
I. INTRODUCTION
T HERE are several applications that need a power dc-dc converter with variable output voltage. In dynamic voltage scaling, the converter provides power to a digital circuit, and this circuit configures its own supply voltage in order to optimize the autonomy when it is battery operated or to decrease the power losses [1] . The converter modifies its output voltage dynamically following the requirements of the load. The converter should be designed paying special attention to this particular aspect together with the rest of the specifications (voltage ripple, dynamic response).
In the recent years, another application that is using a variable output voltage dc-dc converter is RF power amplifiers (RFPA). The topologies for high-frequency power amplifiers (PAs) can be classified in two different families: linear and nonlinear. The linear PAs A, B, or AB are known to be highly linear, but inefficient solutions especially if the average amplitude is small compared with the supply voltage. On the other hand, the nonlinear PAs have high power efficiency. They are based on the idea of using transistors as switches instead of a current source, obtaining less power losses. These amplifiers belong to classes C, D, E, and F. Kahn's technique [2] - [4] (or envelope elimination and restoration, EER) has shown that it is feasible to provide high linearity (using a nonlinear PA such as class E for example) and to provide relatively high efficiency. This technique is based on the use of one highly efficient but nonlinear PA for the phase modulation, together with an envelope amplifier (EA) that should have high efficiency and provide envelope modulation by modulating the voltage supply of the nonlinear PA [see Fig. 1(a) ]. The main objective of this approach is to increase the efficiency but to achieve that a very high efficiency should be obtained in both EA and PA.
The EA is a dc-dc power converter that should track dynamically the envelope with accuracy, and it is, therefore, a very challenging circuit. The converter should be designed with a small filter to be able to change its output voltage very fast but it also needs to have very small ripple. Therefore, in most of these circuits, a high switching frequency is required which normally results in low-efficiency converter. Although in most of the cases a simple topology can be used, the constant needs of increasing the bandwidth and the output power make necessary to propose alternatives to these first-option topologies.
0885-8993/$31.00 © 2012 IEEE Also the envelope tracking (ET) technique requires a fast dcdc converter to supply power to the PA [see Fig. 1(b) ]. However, in this case, the PA is linear, and then, the EA can be slower and less accurate because the only requirement is to supply the PA with a voltage higher than the envelope to avoid the saturation of the output stage of the PA. The higher the accuracy of the EA, the better the efficiency, but in principle, the ET structure offers a smaller efficiency compared with EER. Most of the ideas that may work in EER are also valid for ET.
There are many communication protocols that can be improved with these techniques such as 3G, digital audio and video broadcasting DAB-DVB, Wifi, Wi-Max, satellite communications, etc. Their power requirements range from power from tens of Watts (mobile devices) to kilowatts (base stations) and bandwidth form hundreds of kilohertz to tens of megahertz.
The purpose of this paper is to review the most suitable topologies to be used as EA (see Section II) and the achieved bandwidth in their applications (see Section III). The most promising circuits will be compared for a given specification in terms of power losses (see Section IV).
II. CLASSIFICATION OF THE SOLUTIONS FOR FAST
OUTPUT VOLTAGE VARIATION Table I shows a classification of many of the topologies for fast output voltage variation that can be found in the state of the art applied to reference tracking and used in ET or EER.
These solutions are shown in Fig. 2 and will be analyzed in this section. In the circuits shown in Fig. 2 , most of the diodes are implemented with controlled switches (MOSFETs due to the high switching frequency), but we keep the diodes for a better understanding of the circuits.
A.1-High-Frequency Buck or Boost Converter: First of all, it is necessary to remind that the purpose of using any linearization technique such as EER or ET is to improve the efficiency. Therefore, most of the designs of the state of the art are based on the buck or boost topology because these topologies are the best candidates to achieve a high efficiency (their switches have the smallest product between blocking voltage and dc current). These solutions are very well known but it should be kept in mind that using a single converter, the switching frequency should be at least five to ten times higher than the required bandwidth for the envelope, and therefore, the efficiency is penalized.
Hoyerby and Andersen [5] present a buck converter with a double LC filter for ET in a base station amplifier with TETRA protocol. The frequency of the envelope is small (50 kHz), but the power is very high for this type of applications (500 W). Since the application does not demand a high bandwidth, the switching frequency is not extremely high (1.15 MHz) allowing a very good efficiency (80%-95%). The fourth-order filter helps to reduce the distortion of the envelope.
The work in [6] and [7] is also based on the buck converter but for much smaller power level being possible the integration of the power converter together with the RF amplifier. In [6] , a 130-MHz buck converter is designed to achieve 15-MHz bandwidth in an integrated EER system. The switching frequency is extremely high but the power is 2 W. Midya et al. [7] show another example for ET with smaller frequencies (bandwidth 160 kHz, switching 800 kHz).
A 10-MHz-1-W boost converter is used in [8] as an EA to modulate the supply voltage of a 950-MHz PA between 3 and 10 V. It presents a very simple scheme of ET providing an output voltage always higher than the required envelope. Since the topology is a boost converter, the minimum output voltage is clamped to the input voltage.
The proposal [9] is interesting because a buck converter is integrated with a boost providing a very wide output voltage range. It has been tested working at 1.68 MHz to track a 100-kHz envelope supplying a variable output voltage above and below the input voltage. There are other examples that are able to increase or decrease the battery voltage such as the buckboost presented in [10] and the SEPIC used in [11] .
A.2-DC-DC Converter Plus Parallel Linear Regulator: The objective of achieving a high efficiency together with a very high bandwidth is extremely difficult due to the very high switching frequency to track the reference. Using a linear regulator in parallel (see Fig. 2 ) with the EA allows following a fast envelope, being the linear part responsible of this [4] . The switched converter may work at reduced frequency to take care of the low-frequency spectrum of the reference with a high efficiency. The linear regulator is placed in parallel providing the highfrequency components of the envelope and it should be able to provide current to change the output voltage (output capacitor in this application use to be small); it also has to be bidirectional. Therefore, on one hand, we have a high efficiency of the power topology, but, on the other hand, the linear regulator penalizes the efficiency dramatically. Two issues are critical in this configuration: the division of the harmonic spectrum of the reference and the synchronization of both converters.
In [12] and [13] , this configuration is used. Both parts of the EA (switched and linear) work as voltage sources and their outputs are added. The filters are included obtaining a band separation in the range of 30 kHz. It is important to keep in mind that the ideal band separation will depend on the probability density and the efficiency optimization of the switched part.
A similar power stage is used in [14] and [15] , but the switched converter is current controlled by means of a hysteretic loop with variable frequency switching in the megahertz range. In [14] , the contribution to the bandwidth provided by this stage is 200 kHz, and the linear part provides up to 50 MHz. A deep optimization of the EA is carried out in [15] .
In the case of designing the switched part only for low frequency (even only the dc), the maximum efficiency is not necessarily achieved when the switched converter is providing the load's average current. In fact, it depends strongly on the supply voltages of the linear regulator [16] .
An additional step was taken in [17] where two switching stages are combined with a linear regulator. Most part of the energy is provided by the switched converters, and in that way, these are in charge of the low and medium bandwidth spectra of the envelope.
B-Three-Level Buck Converter: This is an improved version of a regular buck converter (see Fig. 2 ). The use of two additional switches allows the generation of a voltage in a floating capacitor that is charged to half of the input voltage [18] . With this arrangement, the circuit can apply three different voltage levels to the filter (see Fig. 3 ) and to duplicate its frequency.
The consequence is that the current ripple is reduced (or a smaller filter can be used) for the same power losses. It is used in an EER system. The authors compare the performance of this circuit with a two-phase buck converter, obtaining very similar results with the advantage of using a single inductor but with the drawback of higher conduction losses. The analyzed three-level buck converter has the same bandwidth as a two-phase buck converter, and additionally, it has been shown that a multilevel converter implemented in this way can increase the bandwidth in a similar way like in the case of a multiphase converters [19] .
C.
-Multilevel Converter Plus Series Linear Regulator:
Other possibility is to use the series configuration proposed in [20] , also shown in Fig. 2 . The role of the switched converter is to make a first approximation of the envelope voltage from the input voltage in a low dissipative way. The input voltage is reduced dynamically according to the shape of the reference to reduce the power losses on the linear regulator (see Fig. 4 ). The linear part receives the same reference and it is the responsible of providing at its output the envelope required by the PA.
In terms of efficiency, this solution is better than a single linear regulator, but it is necessary to obtain quite high efficiency in the switched part. The switched regulator can be implemented in many different ways [21] , [22] . It operates in open loop and its output will be only certain discrete voltage levels. These levels are achieved by stacking cells (see Fig. 2 ) or by an analog multiplexor. The main advantage is that the average switching frequency of these cells is much smaller than the frequency of the envelope (it depends on the probability density of the envelope), obtaining a high efficiency. The presence of the linear regulator makes unnecessary the output filter. These circuits have been proposed for an EER amplifier and this EA provides 100-W peak power with 2-MHz bandwidth. Moreover, they also may work well in an ET configuration by removing the linear regulator.
The comparison between the solution where the linear regulator is in series and solution A.2 where the linear regulator is in parallel [16] is interesting. To improve the efficiency in the series configuration, a higher number of levels are required, whereas in the parallel, the efficiency is improved if the bandwidth of the switched part is improved. In both cases, there is a tradeoff since increasing the number of levels very much penalizes the efficiency and improving the bandwidth forces to increase the switching frequency. In general terms, it can be said that the series approach may provide a better efficiency (around 10%) by means of a higher complexity.
D.1.-Multiple-Input Converter:
The idea is to have an analog multiplexor with several input voltages and select at every time one of these voltages to apply it to the LC filter (Fig. 2) . The analog multiplexor is implemented with one power MOSFET and a series diode (to avoid the conduction of the body diode of the MOSFETs) in each branch, but in the first and last branch, it can be simplified. Rodriguez et al. [23] show an example of this implementation in an ET amplifier.
This idea has several similarities with the previous one (group C) since they are based on applying certain voltage levels to the output but the objectives are different. In group C, this staircase is shaped by means of a linear regulator being possible to switch the MOSFETs at the envelope frequency but introducing some losses in the series element. In group D.1, the staircase is shaped using an LC filter to remove the high-order harmonics; therefore, it is less dissipative but the switches are forced to work with a frequency higher than the envelope, penalizing the efficiency.
A possible way how to optimize this architecture toward the maximum efficiency would be to determine the optimum number of the input voltages and its distribution. The equidistant voltage distribution is not necessarily the best having in mind that the envelope has Rayleigh's distribution and that some voltage levels have to provide more energy than the others do.
In Fig. 2 and [23] , the switches that are used are represented as a series combination of a transistor (MOSFET) and a diode that has to be placed in order to prevent a short circuit between the voltage supplies via the intrinsic MOSFET diode. However, the switch that is needed for this converter might be implemented using two MOSFETs in series with their sources connected. This would lead to lower conduction losses of the switching converter.
D.2.-Multiple-Input Converter Plus Parallel Linear Regulator:
The previous idea can provide a higher bandwidth with the help of a parallel linear regulator [24] in a similar way than the group of ideas A.2. In this case, the connection between the linear and the switched part is made with the help of two antiparallel diodes. This is a simple solution but it introduces a small error in the feedback of the switched converter. The linear part is taking care of the load changes, and therefore, it controls the upper part of the frequency spectrum.
This implementation is very simple, and the linear regulator operates only when the slew rate of the envelope is higher than the slew rate of the buck's inductor. If the bandwidth of the buck converter is close to the bandwidth of the envelope, the linear regulator will not process huge amount of energy. Nevertheless, if the bandwidth of the buck converter is not designed correctly, it could lead to very poor efficiency because the linear regulator would process complete energy of the envelope.
Therefore, for this architecture, it is clear that the main optimization parameters would be the bandwidth of the switching converter, which leads, once again, to the optimization of the number of the voltage supplies and their distribution.
In these three last categories (C, D.1, and D.2), it is the role of the designer to generate the auxiliary voltage levels from the available supply voltage. In a general case, there is only one voltage supply available, and therefore, a multioutput converter should be included as a first stage to generate these voltage levels. The topology for this first stage may vary depending on the particular values of the voltages, and we should consider the cross regulation of the outputs. The advantage is that since its dynamic requirements are none, it can be designed with a low switching frequency to avoid a big penalization of the efficiency. In some papers, the generation of these supply voltages is not explained but there are some examples: a flyback converter with three outputs in [18] ; a bidirectional flyback in a combination with a buck converter was implemented as a first stage in [21] ; whereas in [22] , the first stage is composed of simple voltage dividers implemented with switched capacitors. The last example offers very high efficiency and power density of the first stage and it does not need any bulky magnetic component, which opens a possibility for the integration of this stage E.1.-Multiphase Converters: This type of converters (see Fig. 2 ) allows us to decouple the switching frequency from the output voltage ripple. The use of several shifted power stages (phases) can be a good solution due to their reduced output voltage ripple since usually this is one of the requirements for the EAs. This solution has been used in [25] to track a 250-W-11-kHz envelope by means of a four-phase buck converter with very high efficiency. Regarding the bandwidth, it can be higher than its switching frequency in the multiphase converters, but it is far of being the switching frequency multiplied by the number of phases, as shown in [26] .
The best example of this category has been recently presented [27] . The specifications are quite ambitious (10 MHz and 15 W) and it is achieved using an eight-phase multiphase buck converter working in CCM achieving zero-voltage switching (ZVS) in both transitions by using a large ripple in each phase. The obtained efficiency is very high (95%). Although no references that combine a multiphase converter and a parallel linear regulator have been found, it may be useful to increase the bandwidth as can be easily derived from reading these papers.
E.2.-Multiphase Converters Plus Series Linear Regulator:
One of the latest developments is to combine a multiphase converter together with a series linear regulator like in topology C. The particularity of this option is that the multiphase converter operates with those discrete duty cycles that cancel its output current ripple. Thus, several discrete voltage levels are generated performing like the multilevel of option C. The transitions from one level to other (change in the duty cycle) are carried out applying the minimum time theory; another advantage of this technique for this particular case is that thank to the operation with the duty cycles that cancel the ripple, the transition times do not depend on the current balance [28] . During a transient, the on and off times of each phase are the same but they are applied in different moments to keep the current balance after the transient [see Fig. 5(a) and (b) ].
By optimizing the design of the output filter of the multiphase converter together with the number of phases, it is possible to optimize the transition speed. By increasing the number of the phases, the linear part of the system (both in ET and EER) will have higher efficiency, but the complexity will be much higher.
The problem of this solution is that if the required transient response is very fast (very high bandwidth), the limited resolution of the digital control device maybe a restriction to perform the minimum time transition with accuracy. However, this problem can be partially solved thanks to the cascaded linear regulator if the switched converter is configured to provide a little higher voltage. A similar concept can be found in [29] . A multiphase buck converter that operates in nodes has been employed and used in an ET application. However, voltage changes are performed simply by changing the duty cycle between the needed values. Fig. 6 shows a comparison of the solutions presented in the state of the art according to the tradeoff envelope bandwidth and output power (note the log scale in both axis).
III. TRADEOFF BANDWIDTH-OUTPUT POWER
Classical topologies (group A.1) cover both parts high bandwidth (such as [6] ) and high power [5] but not simultaneously. Including a parallel linear regulator (group A.2) makes easier to achieve a high bandwidth (see [13] and [15] ). The solution that presents a better tradeoff between power and bandwidth is the one based on the multilevel with series regulator [20] (group C) and the multiphase solution [27] (group E.1).
The use of new devices with lower switching losses may help to increase the efficiency of the switched converters for envelope amplification in higher bandwidth application. In particular, GaN technology is suitable for this purpose. Some research groups are now testing GaN devices from EPC for improving dc-dc converters [30] , [31] and this application in particular [32] . The first results seem promising, but, of course, the technology is not mature and better results are expected in the near future.
It should be noted that the two main applications of these devices are quite different in terms of output power: the handsets require 1-5 W or even less, whereas the base stations may require several hundreds (placing several amplifiers in parallel). Therefore, the proposed solutions for them are different. In general terms, for portable devices, the EA is implemented with classical switched converters with the assistance or not (depending on the bandwidth) of a linear part, this is families A.1 and A.2 (such as [6] - [8] , and [14] ). On the other hand, base stations allowed may take advantage of other circuits than can be better for higher power such as multilevel, multi-input, or multiphase (families C, D, and E.1) without discarding the classical options; examples of converters in the state of the art for base station amplifiers are [5] , [11] , [17] , and [20] .
IV. COMPARISON OF TOPOLOGIES
In order to make a fair comparison of the different topologies that can be found in the state of the art, several topologies have been analyzed for the same specifications of the EA. The EA is meant to be used for the EER technique and its specifications are as follows: 1) the maximum output voltage: 25 V; 2) the load of the EA: 6 Ω (then the peak power is approximately 100 W); 3) the large-signal bandwidth of the transmitted RF signal: 2 MHz; 4) the envelope has approximately Rayleigh's distribution (see Fig. 7 ) and has 8 dB of difference between its peak and average power. The comparison has been performed from the point of view of the EA's efficiency and the topologies that have been analyzed are listed below; the order has been changed to make easier the comprehension of the analysis: 1) A.2.-buck converter with parallel linear regulator; 2) A.1.-buck converter;
3) E.1.-multiphase converter; 
A.2.-Buck Converter With Parallel Linear Regulator:
When it is necessary to obtain wide bandwidth of the EA, it is very common to use a hybrid solution based on a buck converter in parallel with a linear regulator. As it has been earlier said, the idea is based on the fact that the major part of the envelope energy lies in the low-frequency part of the spectrum, while the high-frequency part, which defines the bandwidth of the EA, is practically negligible from the point of view of the envelope's energy. In this configuration, the buck converter usually operates as a current source, while the linear regulator has to control the output voltage. It has been shown that only the dc portion of the envelope has around 80% of the total envelope energy [15] . Therefore, it would be possible to make a highly efficient dc-dc buck converter that would produce just this part of the envelope while the linear regulator has to deal with the complete envelope's dynamics, but it is not the optimum solution from the point of EA's efficiency. To optimize the efficiency, it is necessary to exploit the information regarding the envelope's distribution to estimate the average switching frequency of the buck converter and average power losses in the linear regulator [16] , [33] . Fig. 8 shows how the efficiency of the whole EA is changed depending on the value of the dc current and its current ripple. The analysis is performed for the case when the transistors in the buck converter are BSZ058N03. The conclusion from this optimization is that the optimal dc current of the switching converter is not equal to the dc current of the load; in this case, the maximum efficiency of the EA is around 76%.
However, the buck converter can process more energy than just the dc portion of the envelope. By increasing the bandwidth of the buck converter, it will process more energy in an efficient way, but it is necessary to increase its switching frequency in order to process higher part of the envelope's spectrum. What can be expected is that the EA's efficiency is first going to increase (due to higher efficiency of the buck converter compared with the linear regulator), but beyond a certain bandwidth, the power losses in the buck converter will be so high that the EA's efficiency starts to drop. The optimization shows that the optimum bandwidth of the buck converter is very low. The main reason for this is that the switching losses of the buck converter increase faster than the amount of the energy processed by the buck converter. Fig. 9 shows how the energy processed by the buck converter changes depending on its bandwidth; also, in the same figure, the EA efficiency for different MOSFETs is shown. By using new GaN transistors, it could be possible to increase slightly the overall efficiency (approximately 4%), forcing the buck converter to have a bandwidth around 700 kHz.
It is important to clarify that the presented results are valid for the analyzed signal and the given specifications only. If the RF envelope had a different peak-to-average-power ratio (PAPR) or a different peak value, the efficiency curves would be different and the optimal bandwidth of the buck converter would different as well. As an example, Fig. 10 shows the efficiencies obtained for three different envelopes for the GaN transistor EPC2014: the original signal used for the comparison in this section of the paper; the same signal but with lower maximum voltage (from 25 to 20 V); and a signal whose envelope has little higher PAPR and a different spectral statistics keeping the same bandwidth. Table II shows short summary of these three signals. Fig. 9 Dependence of the energy processed by the buck converter and EA's efficiency depending on the bandwidth of the buck converter. It can be clearly seen that every envelope achieves the best efficiency for a different EA bandwidth and the maximum efficiency itself is also different.
A.1.-Buck Converter:
The previous analysis can be used to predict the maximum efficiency that a single buck converter (without linear regulator) may achieve to track this envelope. This converter should be designed with a 2-MHz bandwidth, and looking at Fig. 10 , the maximum efficiency will be around 65%. The efficiency of the buck converter cannot be very high since the output voltage varies from 0 to 25 V and the output power from 0 to 100 W. Moreover, as the output voltage is decreased, the output power becomes very small and the efficiency drops quickly (the average power ratio of the example is around 20 W).
However, if it were necessary to use this EA for EER, this bandwidth is not sufficient. The analysis performed in [34] shows that the EA has to have bandwidth at least three to five times higher than the bandwidth of the RF channel in order to have sufficiently high levels of linearity of the overall transmitter. In the case of the analyzed signal, it means that the EA must have the bandwidth of at least 6 MHz, which lead to the switching frequency in range of 30-40 MHz (in ideal case). Therefore, the efficiency of the EA would be significantly lower than 65% if a single buck converter were employed.
E.1.-Multiphase Converter: One possibility how to overcome the limitations of using a single topology would be to use 10) a multiphase buck converter in order to obtain wide bandwidth employing relatively low switching frequency. Correlation between the number of phases in a multilevel converter, its switching frequency, and its bandwidth is not linear, i.e., the bandwidth of the multiphase converter does not increase linearly with the number of phases. However, in [26] , it is shown that with 16 phases, it is possible to make a multiphase buck converter whose bandwidth is equal to one half of its switching frequency. If we analyze a 16-phase buck converter where the transistors are the same GaN EPC2014 from the previous example, the switching frequency would be around 12 MHz and the overall efficiency only 11%. This is a little bit surprising result; however, just the power losses in the gate of each transistor (Q gate = 2.5 nC, Vdr = 5 V) are higher than 5 W. Additionally, there is another reason for such a low efficiency. By using high number of phases, the current through each phase is very low and it disables possibility to obtain ZVS on the low-side transistor. Hence, both transistors have hard voltage/current transitions. Nevertheless, if another transistor with lower capacitances is used, for example, 2N7002BKW, it is possible to minimize the switching losses. This transistor needs only 0.62 nC of gate charge (four times less then EPC2014), and its high on resistance of 1.25 Ω does not have high influence on the losses due to low currents through phases (average current per phase is around 100 mA). Additionally, in the case of 2N7002BKW, its C oss is approximately 20-30 times lower than in the case of EPC2014, and therefore, during the dead times, it can be more discharged and significantly lower switching losses are obtained. This type of the losses is the most dominant, and due to this they have very strong impact on the overall efficiency. It has been calculated that the efficiency of the EA in this case would be 91.8%. In certain cases, this efficiency could be enhanced even more using the method presented in [27] . By designing the inductance so that its ripple is very high, it is possible to obtain a ZVS in both transistors. However, the price is a variable switching frequency and a more complex control that has to be applied (including 2-D lookup tables for dead times). If this approach were adopted, the power losses would be mainly due to gate losses and conduction losses. The efficiency could be roughly estimated (without taking power losses in magnetic components into account) around 92%. The reason for such a small efficiency increase is a high value of the effective current that is necessary in this case.
C.-Multilevel Converter With Series Linear Regulator: In this solution, the role of the switched converter is to make a first approximation of the envelope voltage from the input voltage in a low dissipative way. The multilevel converter operates in open loop and its output will be only certain discrete voltage levels. The main advantage is that the average switching frequency of the multilevel converter is much smaller than the frequency of the envelope (it depends on the probability density of the envelope) and to obtain a high efficiency became possible. In [16] , it is explained how the average switching frequency could be estimated for a signal described by its probability function. Fig. 11 shows a comparison between the estimation and a real switching frequency in the case of the analyzed envelope.
In architecture C, the number of the voltage levels and their distribution can be optimized depending on the voltage distribution and peak voltage level. Fig. 12 shows the EA's efficiency for different numbers of voltage levels; also, the comparison between the optimal and equidistant distribution of the levels is included. In this analysis, each transistor in the voltage cell is optimized in order to minimize overall power losses.
Similar to the case when a linear regulator is used in parallel with a dc current source, there is an efficiency limit of this topology. Nevertheless, in the case when a multilevel converter is used in series with a linear regulator, the efficiency of the multilevel converter is limiting the overall efficiency. By increasing the number of levels, the conduction losses become higher (since there are more transistors in series), and therefore, they start to limit the EA's efficiency.
To summarize, the results of the analysis that has been performed in this section are compiled in Table III .
It can be concluded that using a single buck converter is not efficient when a large bandwidth is required. The use of a linearassisted converter is a very good tradeoff between efficiency and complexity. If a very high efficiency were required, more complex circuits such as families C and E should be used. Take into consideration that the multilevel converter with eight levels of Table III requires 16 transistors, a linear regulator, and the generation of the voltage levels, the multiphase converter needs 32 transistors and 16 inductors. These circuits with less number of levels or phases could be a good option.
It is important to remind that the maximal efficiency of the analyzed topologies will vary depending on the statistics of the RF envelope, its PAPR, voltage levels that are produced, and output power. For example, if we compared the best two topologies (C and E.1) for the same envelope but increasing the voltage to 35 V (keeping the same maximum output power of 100 W), the results are significantly different. They are shown in Table IV .
The difference in the efficiency of the multiphase converter is due to different currents it has to process. When the maximal envelope voltage is 25 V, the peak current of the load is 4.2 A, while the average current of the load is 1.5 A. On the other side, when the maximal voltage is 35 V, the maximum and average current of the load are 2.9 A and 1.1 A, respectively. Lower currents per phase means that it will be more complicated to obtain ZVS, and there will be significantly more power losses. The solution based on the multilevel converter in series with a linear regulator has almost constant power losses (if the num- ber of the levels is maintained) for different output power and voltages, because the major part of the losses comes from the linear regulator and its power losses depend only on the voltage difference of the output voltage of the multilevel converter and RF envelope. Regarding the size of the solutions, a buck converter and a linear regulator in parallel with a buck converter will have, approximately, the same size. On the other hand, solutions based on the multilevel and multiphase converters will be bigger due to higher number of components, especially transistors and drivers. The volume of the inductors in a multiphase converter is not very dependent on the number of phases if they are designed for a current ripple equal to twice the average current. In a more general case, the volume increases with the number of phases [35] . Finally, from the point of the cost, the solutions based on topologies A.1 and A.2 are better than the other two since the price is mainly determined by the semiconductors and magnetic components.
V. CONCLUSION
DC-DC converters with fast output voltage variation are required to implement an RFPA with the EER or ET technique. In this application, the role of this converter (EA) is to provide the envelope voltage for the PA. In this paper, many of the converters used for this purpose have been reviewed.
In most of the cases, the topology is a buck or a boost due to its high efficiency. However, when a bandwidth in the megahertz range is required, the switching frequency needs to be so high that the power losses limit the amount of power that these converters can provide. In the low power range (mobile equipment), a poor efficiency reduces the autonomy but the power losses are also small being feasible to continue using a classical solution.
The use of a linear regulator in parallel with the switched converter improves the bandwidth very much by means of a small efficiency penalization, being very recommended in several applications. This is probably the most extended option for very high bandwidth requirements.
For medium power range (10-500 W), other alternatives can be found. All of them use several switches and are based on multiphase or multilevel converters. They are more complex but particular advantages can be obtained such as a reduced filter or a better efficiency. The multiphase converter may achieve a very high bandwidth with high efficiency with a great number of phases to achieve ZVS in the transistors. The last option is to connect a linear regulator in series with the switched converter. This configuration allows the use of a power stage that may work at a reduced switching frequency because the voltage applied to the load (PA) is shaped by the linear regulator. This solution shows a good tradeoff between maximum power and bandwidth of the envelope (100 W-2 MHz).
Finally, many papers have been reported where the use of these switched converters in structures such as EER and ET improves the efficiency of the RFPA in the range 5-20% compared with the classical amplifiers.
